A gate voltage application in a Si-based spin metal-oxide-semiconductor field-effect transistor (spin MOSFET) modulates spin accumulation voltages, where both electrical conductivity and drift velocity are modified while keeping constant electric current. An unprecedented reduction in the spin accumulation voltages in a Si spin MOSFET under negative gate voltage applications is observed in a high electric bias current regime. To support our claim, the electric bias current dependence of the spin accumulation voltage under the gate voltage applications is investigated in detail and compared to a spin drift diffusion model including the conductance mismatch effect. We proved that the drastic decrease of the mobility and spin lifetime in the Si channel is due to the optical phonon emission at the high electric bias current, which consequently reduced the spin accumulation voltage.
Semiconductor spintronics is an emerging research field that exploits the spin degree of freedom in semiconducting materials as a new paradigm electronics. Spin-dependent signals are electrically detected and modulated by external electric/magnetic fields in spin-driven semiconductor device, which permits nonvolatile and low-energy-consumption information processing. 1, 2 Therefore, the semiconductor-based spintronic devices have attracted a lot of attention because of their multifunctionality. Si has good spin coherence due to its weak spin-orbit interaction [3] [4] [5] [6] [7] and good compatibility with large scale integration technologies, which have motivated many studies towards realizing potential of Si-based spintronic devices. At the first step, highly doped Si has been used for spin transport to sidestep the conductivity mismatch, 6, 8, 9 however, the screening effect due to ionized impurities hinders effective gating. Therefore, non-degenerate Si is preferable as a spin transport channel for practical applications towards semiconductor spin devices. Recently, operation of a spin metal-oxide-semiconductor field-effect transistor (spin MOSFET), which is a typical spin transistor, has been successfully demonstrated at room temperature, 10, 11 where spin-dependent signals were modulated by electrical gating via a buried oxide layer. Despite the successful spin transistor operation at room temperature, the mechanism of gate-dependent spin accumulation signals in Si spin MOSFET is still elusive. Therefore, it is important to understand how spin signals are modulated by gating to improve Si spin MOSFET.
A schematic of a typical Si spin MOSFET is shown in Fig. 1(a) . The Si spin MOSFET device consists of two Fe/Co ferromagnetic (FM) electrodes with MgO tunnel barrier and two non-magnetic electrodes on a lateral channel of the non-degenerate Si. For the channel, we implanted phosphorus (P), as an n-type dopants, into the top silicon layer of a silicon-on-insulator substrate with the following structure: 100-nm-thick Si(100)/200-nm-thick SiO2/bulk Si(100). The dopant concentration of the channel was ≈5 × 10 17 cm -3 and was lower than the degenerate limit of 3.5 × 10 18 cm -3 for n-type Si, indicating that the Si channel in this study is non-degenerate. 12 Highly doped silicon with a thickness of 20 nm was grown on the non-degenerate Si by magnetron sputtering to suppress the formation of a 3 depletion layer. 13 MgO(0.8 nm)/Co(0.6 nm)/Fe(12.4 nm)/Au (3 nm) layers were subsequently deposited by molecular beam epitaxy for ferromagnetic contacts. After the deposition of the layered structure, two FM contacts was formed on the channel by using electron beam lithography and argon-ion milling. The dimensions of the FM1 and FM2 contacts were 0.2 × 21 μm 2 and 0.8 × 21 μm 2 , respectively, to achieve different coercive fields. The edge-to-edge distance between two FM contacts was set to 1.3 μm. It should be noted that the top surface of the Si channel was over-etched to remove the highly doped Si layer on the non-degenerate Si channel. Finally, two non-magnetic (NM) contacts were fabricated outside the FM contacts as reference electrodes. Spin signals were measured at 300 K by using nonlocal four-terminal (NL4T) 14 and local three-terminal (L3T) 15 methods. Next, we controlled ΔVL3T, an output voltage in the Si spin MOSFETs, by electrical gating. The electric bias current (Iinj) in the L3T geometry was set to be from 0.1 mA to 1.5 mA. Figure 2 (a) shows the VG dependence of ΔVL3T with various Iinj values. ΔVL3T was inversely dependent on VG in a low electric bias current region. However, in a high electric bias current region (Iinj ≥ 0.6 mA), the signal amplitude was decreased under negative VG unlike in the low-bias regime. We replotted the results by 4 interchanging the horizontal axis from VG to σSi as shown in Fig. 2(b) for Iinj values of 0.2 mA and 1.5 mA. At high injection current, the spin accumulation voltage is not proportional to 1/σSi unlike the previous report. 16 Specifically, it should be noted that a decrease in the signal amplitude under high Iinj and negative VG regimes is unusual. Possible mechanisms to explain the VG dependence of ΔVL3T are as follows: (i) Carriers are accumulated/depleted in the Si channel adjacent to the SiO2 (gate insulator) layer by positive/negative gate electric field applications, which changes spin current path in the Si.
Since spin scattering centers are at the interface of the Si and the SiO2, which affects spin lifetime and/or the diffusion constant as proposed in the literature. 17 (ii) the conductivity of the Si channel is modified by the gating, which induces reappearance of the conductivity mismatch. 18 (iii) the electric field across the Si channel can give rise to modulation of various spin transport characteristics, such as drift velocity, mobility, diffusion constant and spin lifetime, resulting in the modulation of the spin signals. 19, 20 We now proceed to discuss spin scattering at the Si/SiO2 interface under the gate voltage application. The Hanle effect in the NL4T geometry was measured with an injection current (Iinj) of 0.5 mA and by changing gate voltages to estimate the spin lifetime (τs) and the diffusion constant (D) in the Si. The Hanle spin precession signals were observed as shown in Fig. 3 (a) and were fitted by an analytical solution of the following function, where the widths of two FM contacts were considered: 21, 22 Hanle
where S0 is the constant that determines the signal amplitude, d is the edge-to-edge gap distance between the ferromagnetic electrodes, wFM (inj/det) is the width of the injector/detector FM contact, ωL = gμBB/ℏ is the Larmor frequency, g is the Landé g-factor for the electrons (g = 2 in this study), μB is the Bohr magneton, and ℏ is the Dirac constant. The fitting reproduces the experimental result as shown in Fig.   3 (a). imply that the spin scattering at the Si/SiO2 interface of the Si spin MOSFET was not significant and/or the applied gate voltage regions in the study were not sufficient to induce the enhancement of the interfacial spin scattering. Hence, the first scenario is undoubtedly ruled out.
In the previous reports, the electric bias current dependence of the local spin signals in the spin MOSFET was well reproduced by the a conventional spin drift diffusion model 18, 20 which takes into account the bias-dependent interfacial resistance of FMs. The details of the spin drift diffusion model discussed in the literature 18, 20 are given in the Supplementary Materials. 23 In our study, the effect of electrical gating on the bias dependence of ΔVL3T should also be taken into account in the spin drift diffusion model. The top panel of Fig. 4(a) shows the Iinj dependence of ΔVL3T, where the gate voltage was changed from − 10 V to 30 V. From 0 V to 30 V, ΔVL3T increases monotonically but almost linear and saturating with Iinj as clarified in the literature. 18, 20 Since a constant electric current was injected, the drift velocity of the spin-polarized electrons was reduced with increasing VG, i.e., increasing the conductivity of the Si. Consequently, the magnitude of ΔVL3T decreased with increasing VG due to a reduction in the spin drift velocity. Nevertheless, surprisingly, the ΔVL3T at a VG of − 10 V was reduced in the high electric current regime, whereas a negative gate voltage should enhance the spin drift effect.
The abnormality could be explained by optical phonon emission under a high electric field. In fact, both μ and D in the Si are no longer constant under a high electric field greater than 5×10 3 V/cm, it is resulting in an increase in the Einstein ratio, D/μ, under a high electric field. 24 The Einstein ratio is described as:
where D0 (μ0) is the diffusion constant (carrier mobility) at a low electric field, E is the electric field in the channel, EC is the critical electric field that defines the onset of non-Ohmic behavior for drift velocity, 6 ħω0 is the energy for optical phonon emission (ħω0 = 63 meV for Si), kB is the Boltzmann constant and T is the crystal temperature (T = 300 K in this study). From the above equations, the enhancement of the Einstein ratio may be regarded as an increase in the electron temperature. The Einstein ratio is calculated to be two-fold larger (at 1.5 mA, 7×10 4 V/cm) than the magnitude at a low electric bias current (at 0.1 mA), where we assume the electric field dependence of the Einstein ratio is identical to that reported in the literature. 24 Upstream ( u ) and downstream ( d ) spin transport length scales are given by To understand how the suppression of the spin diffusion length plays a significant role at a negative gate voltage, the electric field dependence of the normalized spin diffusion length is shown in Fig. 4(b) , where the spin diffusion length is determined to allow tracing the experimental results at VG= −10 V. As it can be seen, the spin diffusion length was drastically reduced above 10 4 V/cm. The critical electric field from literature (5 × 10 3 V/cm) 25 is in good agreement with our experimental value when 7 the spin diffusion length starts decreasing for VG = − 10 V , as shown in Fig. 4(b) . The other supporting argument for the suppression of spin diffusion length at high electric field is the observation of a negative differential spin lifetime in intrinsic Si under strong electric fields. 26 Although the appearance of the decrease in the spin lifetime in Si was observed under a lower electric field in intrinsic Si, the behavior is considerably similar to our work (the slight difference in the critical electric fields is might be due to the different doping concentrations in Si). We emphasize that the enhancement of the Einstein ratio and the suppression of spin diffusion length under a high electric is ascribed to optical phonon emission under high electric fields in the gate voltage dependence of the spin signals in Si spin
MOSFETs.
In summary, we found unprecedented suppression of the spin signals in Si spin MOSFET under a simultaneous application of negative gate voltages and high electric bias currents. The suppression is ascribed to optical phonon emission due to the high electric field application in the Si channel. The 
